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Electron transport in the transistor structure based on thin undoped GaAs-in-Al2O3 quantum wire is simulated by ensemble Monte-
Carlo method taking into account electron scattering by the phonons and surface roughness. The influence of surface roughness height 
on electron drift velocity at 77 and 300 K is investigated for the values of longitudinal electric field strength of 104 and 105 V/m. A 
possibility of electron drift velocity control due to variation of the bias applied to the gates, which results in the electron scattering rate 
alteration, is ascertained. 
 
1 Introduction In the past few decades a great atten-
tion has been paid to the GaAs-based field effect transis-
tors with one-dimensional electron gas (1 DEG) or, in 
other words, the quantum wire transistors [1, 2]. The inter-
est in investigation of the quantum wire transistors is 
caused by a further shrinking of the dimensions of inte-
grated circuit elements which reveals the need in compre-
hensive study of electron transport properties in the chan-
nels of such devices. 
One of the ways to scale down the dimensions of the 
field effect transistors and increase their performance is the 
use of AIIIBV semiconductors as conductive channels and 
Al2O3 as the gate dielectric [3, 4]. Using Al2O3 as the gate 
dielectric allows the gate leakage currents to be reduced 
and the breakdown voltages to be increased along with nar-
rowing down transistor dimensions. 
2 Simulation model 
2.1 Calculation of electron states in 1 DEG In 
this study we consider a rectangular quantum wire transis-
tor structure consisting of an undoped GaAs channel sur-
rounded by Al2O3 matrix with two gates (see Fig. 1). The 
electrons in the considered structure are spatially confined 
within the GaAs channel in X and Y directions which leads 
to the formation of 1 DEG. To define the electron subband 
energies and wave functions in 1 DEG one must write 
down an appropriate system of the Schrodinger and Pois-
son equations, and solve it self-consistently. While carry-
ing out the calculations we have neglected electron con-
centration in the transistor channel and supposed that the 
infinitely high potential barrier for electrons at Al2O3/GaAs 
interface takes place. Thus the electrostatic potential inside 
the GaAs channel is determined only by the external elec-
tric field caused by the applied gate biases. Also the simu-
lation is performed for the condition of the electric quan-
tum limit, i. e. it is supposed that all the electrons populate 
only the ground quantum state. The Schrodinger equation 
in parabolic band approximation for the structure takes the 
following form 
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where =  is the Planck constant, m* is the electron effective 
mass, e is the magnitude of electron charge, ψ0(x, y) is the 
wave function for electrons in the ground quantum state, E0 
is the energy level of the ground quantum state. 
The electrostatic potential ϕ is defined by the corre-
sponding Poisson equation which in our case reduces to the 
equation ( ) 0),),( =(∇∇ yxyx ϕε , (2) 
with ε(x, y) being the static permittivity of the materials. 
For simplicity the structure is treated as a plane capaci-
tor neglecting the fringe effects, so that only X-component 
of the electric field is considered. As a result the derivation 
of solution of Eq. (2) is straightforward. Then the obtained 
electrostatic potential ϕ is used to find electron energy 
level and wave function for the ground quantum state via a 
numerical solution of the two-dimensional Schrodinger 
equation (1). 
Figure 1 Cross-section of the considered quantum wire transis-
tor structure with the following dimensions: Lx = Ly = L = 10 nm, 
d =10 nm. 
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2.2 Calculation of electron scattering rates The 
ensemble Monte-Carlo simulation procedure includes the 
most important electron scattering processes in the thin 
undoped GaAs quantum wires. In the considered case the 
dominant scatterers are the localized polar optical and 
acoustic phonons, and surface roughness [5–10]. The elec-
tron scattering rates are calculated including the collisional 
broadening according to the procedure, described in [11, 
12]. As electron concentration is assumed to be negligible 
in the channel, 1 DEG is treated as nondegenerate, and the 
Pauli principle is not taken into account in the present 
study. For the case of electric quantum limit we have 
adopted the equations for electron scattering rates using the 
results from Ref. [12]. So, the expression for the acoustic 
phonon scattering rate can be written as 
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where Bac is the deformation potential for acoustic pho-
nons, kB is the Boltzmann constant, T is the temperature, v 
is the sound velocity in GaAs, ρ is the density of GaAs, E 
is the electron kinetic energy, Γ is the quantity characteriz-
ing the collisional broadening of the energy spectrum of 
charged particles due to all the scattering mechanisms un-
der consideration, Θ is the unit step function. 
The expression for the electron scattering rates for 
electron–polar optical phonon interactions takes the form 
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Here ω is the cyclic frequency of a polar optical pho-
non; ∞ε  and ε s are the optical and static permittivities of 
GaAs, respectively; n is the Bose–Einstein distribution 
function; Lx and Ly are the height and the width of the 
GaAs channel of the transistor structure, respectively. The 
superscript “e/a” denotes the emission/absorption of the 
phonon, and the subscripts “f” and “b” indicate the forward 
and backward scattering, respectively. 
Finally the rate of electron scattering from surface 
roughness in the GaAs transistor structure is given by the 
following expression 
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where =EmEk *2)( = , Λ is the roughness correlation 
length, and Δ 2 = δ 2g(L–1Λ) (Δ ≤ δ) [13]. Here Δ is the am-
plitude of the roughness [9], δ is the root-mean-square 
height of the amplitude of the roughness (the surface 
roughness height), characterizing the deviation of the sur-
face from a plain [13]. The partial derivatives of the energy 
level of the ground quantum state E0 with respect to the 
transverse sizes of the GaAs region Lx and Ly determine the 
change in the energy when each wall of the quantum well 
deviates from the plane (subscripts 1 and 2 denote each 
scattering surface for X and Y directions) and are calculated 
numerically during the solution of the Schrodinger equa-
tion (1). 
After solving the system of equations (1) and (2), we 
can calculate the electron scattering rates from relation-
ships (3)–(5) using the following equation [11, 12] 
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Equation (6) must be solved numerically for all values of 
the electron kinetic energy E from the energy range under 
consideration. 
2.3 Monte-Carlo simulation procedure Electron 
transport in the quantum wire structure is simulated by 
means of the ensemble Monte-Carlo method using the en-
semble of 106 particles. The general theory behind the ap-
plication of the Monte-Carlo method to semiconductor de-
vice simulation may be found elsewhere [14]. We should 
refer the readers to Refs. [15–18] for details of realization 
of the Monte-Carlo algorithms in the structures with 
1 DEG. 
In the Monte-Carlo simulation procedure the electron 
momentum space is divided into cells and the distribution 
function is defined over the grid in the momentum space 
by counting the number of electrons in each cell. The 
simulation procedure starts supposing maxwellian distribu-
tion function, and electron ensemble is propagated in time 
until the steady drift is set up. The electron distribution 
function f(p), where p is the electron momentum, is up-
dated at every time step and normalized so that the integral 
of f(p) over the simulated electron momentum interval is 
unity. Thus f(p) means a probability for an electron to have 
a momentum value in interval (p, p+dp). 
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2.4 Results and discussion To provide the highest 
possible performance of a field effect transistor it is essen-
tial to reduce electron scattering rates in the transistor 
structure and thus to achieve a higher electron drift veloc-
ity. Creation of high quality GaAs/Al2O3 boundaries can 
minimize the effect of a surface roughness scattering on 
electron drift velocity. However, we propose to utilize the 
surface roughness scattering for the drift velocity control in 
the thin GaAs quantum wires. In Refs. [12, 19] it is shown 
that in GaAs-in-AlAs quantum wire transistor structure the 
surface roughness scattering rate is sufficiently influenced 
by the gate bias. The latter effect occurs due to the rise of 
the magnitude of the partial derivatives of subband energy 
level with regard to the well width in the direction of the 
electric field strength. Taking into account a rather strong 
dependence of surface roughness scattering rates on the 
transverse electric field strength, one could utilize this fea-
ture of the quantum wire transistor structure to control the 
electron drift velocity in the channel by applying gate bias 
to one of the gates with respect to another one (let us sup-
pose that the bias is applied to one of the gates, say gate 1, 
while the bias of the gate 2 is set to zero). 
In Fig. 2 the electron steady-state drift velocity versus 
gate bias is presented. The electron drift velocity is calcu-
lated for several values of the surface roughness height δ 
with constant value of the roughness correlation length 
 a)  b)
Figure 2 Dependencies of electron drift velocity on the gate bias calculated at a) T = 77 K and b) T = 300 K for different values of 
the surface roughness height δ. The solid curves correspond to the case when the longitudinal electric field strength is equal to 104 
V/m, and the dash curves – 105 V/m. 
 a)  b)
Figure 3 Electron distribution functions for different values of the gate bias VG at a) T = 77 K and b) T = 300 K. Solid curves – 
VG = 0 V, dash curves – VG = 1 V, dot curves – VG = 2 V, short-dot curves – VG = 3 V. The longitudinal electric field strength is equal 
to 105 V/m, and the surface roughness height δ is equal to 1 nm. 
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Λ = 6 nm. As it can be seen for δ = 0 (the surface rough-
ness scattering does not take place) the gate bias effect on 
the drift velocity is insignificant at both 77 and 300 K. A 
slight decrease of the drift velocity is observed due to the 
growth of electron-phonon interaction caused by the elec-
tron wave function deformation in the presence of trans-
verse electric field [12]. For δ > 0 the presence of surface 
roughness scattering begins to play a decisive role in the 
decrease of the drift velocity with the growth of the gate 
bias. The influence of the surface roughness scattering is 
pronounced enough for both low and high temperatures. 
The surface roughness scattering rates do not depend on 
the temperature explicitly except for the collisional broad-
ening factor [12] while the phonon scattering rates increase 
and begin to dominate at high temperatures. Nevertheless, 
if the parameter δ is large enough the effect of the surface 
roughness scattering is obvious even at 300 K. Such a phe-
nomenon can be exploited to control the electron drift ve-
locity in the transistor channel by the application of the 
gate bias. 
The calculations revealed another interesting effect of 
the gate bias on the electron drift velocity in the presence 
of surface roughness. Comparing the electron drift velocity 
dependencies on the gate bias for given values of δ > 0 at 
77 and 300 K, one can note that at high biases the drift ve-
locity falls down to lower values at 77 K than at 300 K 
though the overall scattering rates are higher at 300 K. The 
latter may seem controversial, but the behaviour of the 
drift velocity may be explained while analyzing the elec-
tron distribution functions. 
The electron steady-state distribution functions f(p) for 
77 and 300 K at the longitudinal electric field strength 
equal to 105 V/m and different gate biases are presented in 
Fig. 3. As it can be seen from the figures, there is a sub-
stantial dip in the distribution functions in the region near 
the zero momentum value at 300 K whereas there is no 
such a dip at 77 K. This effect must be related to the fact 
that the electron scattering rate with absorption of polar op-
tical phonon is much higher at 300 K than at 77 K. Also 
one must take into account that for large values of δ the 
surface roughness scattering is dominant for low electron 
kinetic energies and decreases with the increase of the en-
ergy. Then electrons are efficiently “pumped” out from the 
region with low kinetic energies and high surface rough-
ness scattering rates to the region with high energies and 
low surface roughness scattering rates at high tempera-
tures. Due to such an electron pumping it occurs that the 
majority of electrons occupy the states in momentum space 
with larger momentum relaxation times at 300 K than at 
77 K. 
3 Conclusion The results of Monte-Carlo simulation 
of electron drift in the thin gated GaAs-in-Al2O3 quantum 
wire are presented in this study. It is shown that due to the 
peculiarities of surface roughness scattering processes in 
quantum wire structures like that it is possible to modulate 
the value of electron drift velocity in the channel effi-
ciently via the application of an external bias to one of the 
gates with respect to another one. In addition we want to 
note that our future purpose is a further research of influ-
ence of some high-order quantum effects [20] on the elec-
tron transport in the GaAs-in-Al2O3 quantum wire transis-
tor structures. 
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